• sawtooth modulated phase shifter is used to apply very small frequency offsets to RF signals between 7 and 8 GHz. Offsets between 6 Hz and ∼10MHz can be obtained. Such frequency offsets can be used to generate orthogonal signals, which are required in e.g. MIMO applications. Each undesired frequency component is suppressed to below -30 dBc. The phase modulator is realized in a 250 nm SiGe BICMOS technology.
I. INTRODUCTION
Multiple Input Multiple Output (MIMO) radar transceivers [1] , [2] require the generation of orthogonal signals. Orthogonality can be achieved by generating unique small frequency offsets at every array element. The simplified radar concept in Fig. 1 contains element-level waveform control, in this case a time-dependent frequency translation Δf N (t) in the RF domain. Mixers can perform this function, but would generate many harmonics and inter-modulation products near the carrier, since Δf N ≪ f LO . Another issue of mixers is LO leakage to the output signal. In contrast, using a linear phase shift to change the frequency does not produce images and harmonics in band. It also minimizes LO leakage. In this paper a circuit is presented that can accomplish frequency shifts, based on linear phase shifting [3] which is suitable for this task.
II. CONCEPT
Modulating the phase φ(t) of a sinusoid linearly in time (i.e. φ(t) = k · t), translates the angular frequency of this sinusoid by k:
The resulting angular frequency ω out of the output signal is then a shifted version of the input frequency, ω out = ω in + k. As phase is periodic in 360
• , a linearly increasing phase is equivalent to a sawtooth-shaped phase with a 360
• amplitude; this latter is used in this paper. By replacing φ(t) = k · t by any continuous function, any frequency translation or chirp, linear and non linear, can be generated. To obtain the phase shift, 1 st order All Pass Filters (APFs) are used, each with the following transfer function [4] :
The amplitude and phase transfer of these APFs are given by: 
|H(jω
The phase shift range of such APFs is theoretically 180
• ; in practical designs less than 180
• . To shift 360
• at least 3 APFs are needed. For symmetry purposes an interleaved combination of 4 APFs is used to achieve 360
• , requiring 90
• tuning range per APF. By adding two cross-bar switches, the differential structure of the phase shifter can be exploited to reduce the number of APFs to 2. Together with a polyphase filter and an output switch, a 360
• phase shifter is obtained. The phase shifter structure is given in Fig. 2 . "Path A" shifts phase from 0
• to 90
• and 180
• to 270
• and "Path B" shifts phase from 90
• to 180
• and 270
• to 360
• . In Fig. 3 phase sweeps to get a static frequency translation are plotted versus time. The output switch switches when the phase of signals from both APFs are equal, in order to prevent spurs by phase jumps. This is ensured by a period of time in which both tune sweeps overlap. The switches are implemented as soft switches. Combined with summing in the current domain, this results in the interpolation of phase errors. The crossbar switches switch while the other APF is connected to the output, thus minimizing its influence on the output.
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III. CIRCUIT IMPLEMENTATION
The circuit is implemented in a 0.25 μm BICMOS technology with Si-Ge bipolar hetero junction transistors (HBTs) with a f t of 180 GHz; a die photograph of the chip is shown in Fig. 4 . At the input a wide band 7-12 GHz polyphase filter is used to create a differential quadrature signal from the differential input signal. The four quadrature signals are fed to the two APFs, see Fig. 2 ; the architecture of an APF is shown in Fig. 5 . The input signal of the APF drives both its differential pairs. The leftmost differential pair is biased at twice the bias current of the rightmost differential pair to achieve a gain ratio of 2:1. The negative gain in the right hand side part is implemented by swapping the input signal compared to the left-hand side. 
HBTs are used in the APF, whose transconductance g m is ideally given as
Here i(t) represents the time dependent collector current through the device and V t is the thermal voltage q k b T . The capacitance in (4) is mainly composed of capacitor C 0 and of the base-emitter junction capacitances of the cascode transistors; the latter are by good approximation linearly dependent on the collector current:
which can be rewritten into an equation that describes the heavily non-linear relation between i tune (t) and φ(t):
Equation (7) shows that the current dependency of the baseemitter capacitance of Q 1 , C be,Q1 , results in relatively large required i tune (t) ranges, which is to a large extent due to the current dependency of the C be of the cascode transistors. In our design this dependency is compensated by the circuitry within the red box in Fig. 5 . Here, an extra transistor, Q 2 , is added and connected via its base to the emitter node of the corresponding cascode transistor. Operating this Q 2 at I C,Q2 = I constant − I C,Q1 with for example I constant = i tail , the capacitance C(t) in (4) becomes:
Using this, (7) reduces to
Many φ(t) shapes can be constructed, all requiring a different i tune (t). To get a constant frequency shift, linear phase modulation φ(t) = kt is required resulting in
In the actual circuit design, the cascode stage in Fig. 5 is implemented twice in parallel and is operated as a Gilbert Cell. This effectively implements the crossbar switches A and B that provide the 180 • phase shift as required for the system in Relatively slow switching is used to suppress switching spurs. The output switch in Fig. 2 is also implemented as a slow switching Gilbert Cell. Degenerated bipolar differential pairs are used to create the ±i tune currents required for both the cascode circuitry and for the C be -compensation circuitry from externally applied differential v tune voltages.
IV. MEASUREMENTS
The measured φ(v tune ) behavior of the two APFs in the inverting and non-inverting state at a signal frequency of 7 GHz is shown in shown in Fig. 7 . For this measurement, the phase shift of the chip was measured using a vector network analyzer and the tune signals were provided by a 14-bit Digital Analog Converter (DAC) of which 8 bits are effectively used to drive the IC. Figure Fig. 7 shows that at 7 GHz the system can shift a full 360
• which allows frequency translation. To create a fixed frequency translation, Δf , the φ(v tune ) characteristic in Fig. 7 is inverted to get v tune (φ) = v tune (Δf · t) which voltage was generated by the DAC. For an input signal at 7 GHz and a Δf = 5.5kHz the resulting phase error across one sawtooth period is shown in the "before calibration" curve in Fig. 8 . The phase error, Δφ, is used to calibrate the phase shifter by adapting the v tune as:
The resulting one-pass calibrated phase error is depicted by the "after calibration" curve in Fig. 8 . The measured spectrum of the output signal for the calibrated phase shifter, shifting the 7 GHz input signal by 5.5 kHz, is shown in Fig. 9 . A number of unwanted spurs is visible near the carrier; the strongest of these is the third harmonic spur at -30.8 dBc.
Three effects are identified as most dominant in spurious creation: 1) phase-dependent gain of the APF causes amplitude modulation (AM); 2) switching causes phase jumps as shown in Fig. 7 and 3 ) a small second harmonic oscillation remains in the phase error after calibration. The first mechanism is due to an inexact gain ratio between the leftmost and the rightmost differential pair in the APF; this gain ratio ideally is 2:1. In the current setup this mechanism results in the -30.8 dBc third harmonic spurs. The phase jumps are mainly due to insufficient isolation in the circuit and bond wire inductances which result in -68 dBc third harmonic spurs according to measurement and simulation. And finally the second order oscillation in the phase error produces -76 dBc third harmonic spurs. 
V. COMPARISON WITH OTHER WORK
As the authors are not aware of previous publications of these type of circuits for MIMO applications and a focus to translate a small frequency with low spurs, a comparison is made with phase modulators in Table I. VI. CONCLUSIONS A system that uses linear phase modulation to create a relatively small continuous frequency translation of an RF carriers was presented. The frequency shift can accurately be determined by either the control signal programmed in a DAC or by its sampling frequency. By changing the linear slope of the phase modulation into e.g. a quadratic one a linear chirp could be generated. The systems' operating frequency of the current design is lower limited by the polyphase filter and upper limited by the cutoff frequency of the APFs. The Spurious Free Dynamic Range (SFDR) is limited by amplitude modulation. Simulations, using phase measurement data as shown in Fig. 8 , show that suppressing this AM could result in a 30 dB SFDR improvement.
